

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Verginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/678,142	10/03/2000	Noriaki Sakamoto	10417-049001	6940	
26211	7590 06/24/2005		EXAMINER		
FISH & RIC	CHARDSON P.C.		NORRIS, J	EREMY C	
	CENTER 52ND FLOOR		ART UNIT	PAPER NUMBER	
	153 EAST 53RD STREET NEW YORK, NY 10022-4611		2841		
,			DATE MAILED: 06/24/200	DATE MAILED: 06/24/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · · · · · · · · · · · · · · ·	Application No.	Applicant(s)				
Office Antion Cummans	09/678,142	SAKAMOTO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Jeremy C. Norris	2841				
The MAILING DATE of this communication app Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply with, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	38(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days rill apply and will expire SDX (6) MONTHS from cause the application to become ABANDONE	nely filed is will be considered timely. I the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 17 Ma	arch 2005.					
3) Since this application is in condition for allowan		secution as to the merits is				
closed in accordance with the practice under E						
Disposition of Claims		•				
4)⊠ Claim(s) <u>4-18.20-26.32-40.42-46.48-50.52-55.57-59 and 61-75</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw		1 die approace				
5) Claim(s) is/are allowed.						
	6) Claim(s) 4.5.7.10-15.17.20-26.32-37.39.42-44.48.52.53.57.61.63 and 65-75 is/are rejected.					
7) Claim(s) <u>6,8,9,16,18,19,38,40,41,45,46,49,50,5</u>		ected to.				
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers	. •					
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on 24 December 2002 is/ar		ed to by the Examiner.				
Applicant may not request that any objection to the d		•				
Replacement drawing sheet(s) including the correction		•				
11) The oath or declaration is objected to by the Exa	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119	•					
12) △ Acknowledgment is made of a claim for foreign a) △ All b) □ Some * c) □ None of: 1. △ Certified copies of the priority documents 2. □ Certified copies of the priority documents 3. □ Copies of the certified copies of the priority application from the International Bureau	s have been received. Is have been received in Application ity documents have been receive	on No				
* See the attached detailed Office action for a list of		arl				
	A the vertiles explosition (2001.2	u. .				
Attachment(s)						
) / Notice of References Cited (PTO-892)	4) Interview Summary (Paper No(s)/Mail Da	(PTO-413)				
Notice of Dransperson's Patent Drawing Review (PTO-948)		atent Application (PTO-152)				
Paper No(s)/Mail Date 7/29/04.	6) 🔲 Other:	•				

Art Unit: 2841

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 4, 5, 7, 10, 11-15, 17, 20-26, 32-37, 39, 42-44, 48, 52, 53, 57, 61, 63, and 65-75 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,221,428 (Ohsawa).

Ohsawa discloses a sheet-like board member (2) comprising: a first planar surface; a second planar surface disposed opposite to the first surface, said second planar surface having a semiconductor element mount region (8) defined thereon; and a mask (9) disposed on the second planar surface and having a pattern corresponding to a plurality of first pads formed in or in the vicinity of the semiconductor element mount region, said mask comprising a conductive film, and guide holes (6) into which guide pins are inserted (10) [claim 10], further comprising: a wiring disposed on said second planar surface (see fig. 2B) [claim 4], wherein the first pads are bonding pads or pads on which solder balls are to be fixed [claim 5] wherein the conductive coating film is disposed on the second planar surface to form a passive element die pad and/or outer lead electrode [claim 7], wherein the sheet-like board member is formed from a conductive foil, and the conductive film is formed of a material different from that of the

Application/Control Number: 09/678,142

Art Unit: 2841

conductive foil (col. 3, lines 20-50) [claim 11], Including a wiring continuously extending from a land (fig. 2B) [claim 65, 70] wherein the sheet-like board is made of metal [claim 69].

Similarly, Ohsawa discloses, a sheet-like board member (2) comprising: a first planar surface; a second planar surface disposed opposite to the first planar surface; a protuberance formed on said second planar surface; and guide holes (6) into which guide pins are inserted, wherein the protuberance comprises a plurality of first pads (8) in or in the vicinity of a semiconductor element mount region defined on the second planar surface [claim 12], wherein the protuberance comprises wirings (figure 2B) integrally formed with the first pads [claim 13], wherein the protuberance comprises second pads integrally formed with the wirings [claim 14], wherein the first pads comprise bonding pads, or pads on which solder balls or bumps are mounted [claim 15] wherein the protuberance comprises passive element die pads and/or outer lead electrodes [claim 17], comprising protuberances arranged in a plurality of patterns as a unit, wherein the unit is arranged in a matrix pattern on the sheet-like board member (fig. 2B) [claim 20], wherein the sheet-like board member comprises mainly Cu, Al, an Fe-Ni alloy, a Cu-Ai multi-layered member, or an Al-Cu-Al multi-layered member (col. 3, lines 20-30) [claim 21], comprising a conductive coating film formed of material different from that of the protuberance and formed on an upper surface of the protuberance (col. 4, lines 1-10) [claim 22], wherein a side surface of the protuberance has an anchoring structure [claim 23], further comprising: a conductive film comprising an anvil-shaped structure in the vicinity of a top surface of the protuberance (fig. 1E) [claim 24],

Art Unit: 2841

comprising a conductive film on the protuberance, wherein the conductive film comprises Ni, Au, Ag or Pd (col. 4, lines 1-15) [claim 25]. Including a wiring continuously extending from a land (fig. 2B) [claim 67, 72] wherein the sheet-like board is made of metal [claim 71].

Additionally, Ohsawa, discloses, a sheet-like board member (2) comprising: a planar surface; a sheet-like front side of predetermined thickness which is provided on the planar surface; a plurality of first pads (8) formed in or in the vicinity of a semiconductor element mount region defined on the planar surface; protuberances formed on said planar surface and include wirings (fig. 2B) integrally formed with the first pads, said plurality of first pads and said protuberances formed within an abutting region defined on said planar surface and guide holes (6) into which guide pins are inserted. Examiner notes that the limitation "said abutting region provided to contact with an upper metal mold" [claim 26] is an intended use limitation and is thus only considered to the extent that the limitation impacts the claimed structure. Thus a prior art meeting all the other claimed structural limitations only needs to be capable of being used in the claimed manner. Also, Ohsawa discloses, wherein said planar surface having the protuberances, some of which semiconductor elements are disposed thereon, are all encapsulated in plastic (5a) [claim 32], the wiring extending continuously form the first pad [claim 73]

Moreover Ohsawa discloses a sheet-like board member (2) comprising: a first planar surface a second planar surface disposed opposite to the first surface, said second planar surface having a semiconductor element mount region defined thereon;

Application/Control Number: 09/678,142

Art Unit: 2841

and a mask (9 or alternately 5a) for etching disposed on the second planar surface and having a pattern corresponding to a plurality of first pads (8) formed in or in the vicinity of the semiconductor element mount region and guide holes into which guide pins are inserted [claim 33], wherein the mask comprises a photoresist (5a) [claim 34], wherein

Page 5

the mask comprises a conductive film (9) [claim 35], further comprising: a wiring (fig. 2B) disposed on said second planar surface, wherein the mask is formed on a region corresponding to the wiring integrally connected to one or more of the first pads [claim. 36], wherein the first pads are bonding pads or pads on which solder balls are to be fixed (fig. 2B) [claim 37], wherein the conductive coating film is disposed on the second planar surface to form a passive element die pad and/or outer lead electrode [claim 39], wherein the sheet-like board member comprises a pressed metal (col. 3, lines 10-45) [claim 42], wherein the sheet-like board member is formed from a conductive foil, and the conductive film is formed of a material different from that of the conductive foil (col. 3, lines 10-45) [claim 43], wherein the sheet-like board is partially etched in an area not covered by the mask (fig. 1E) [claim 44], wherein the sheet-like board is partially etched in an area not covered by the conductive film (fig. 1E) [claim 48], comprising a

conductive film formed on the protuberance (see col. 4, lines 1-15) [claim 52], wherein an Ag plating is formed on the protuberance (col. 4, lines 15-25) [claim 53], wherein the sheet-like board is partially etched in area not covered by the mask, [claim 57],

Including a wiring continuously extending from a land (fig. 2B) [claim 68, 75] wherein the

sheet-like board is made of metal [claim 74].

Furthermore Ohsawa discloses, a method of manufacturing a semiconductor device comprising: preparing a sheet-like board member (2) as defined in any one of claims 10, 12, 26, 33 and 44-60 (see above); partially etching the second planar surface of the sheet-like member so as to form the first pads (8); disposing a circuit element onto a portion on the sheet-like board member; molding a surface of the sheet-like board member by an insulating resin (5a) so that the sheet-like board member is covered [claim 61].

Moreover, Ohsawa discloses, a method of manufacturing a semiconductor device comprising: preparing a sheet-like board member (2) as defined in any one of claims 12 and 26 (see above); disposing a circuit element onto a portion of the protuberances of the sheet-like board member; molding a surface of the sheet-like board member by an insulating plastic (5a) so that the sheet-like board member is covered [claim 63], including a wiring (fig. 2B) continuously extended from a land [claim 65-68].

Allowable Subject Matter

Claims 6, 8, 9, 16, 18, 19, 38, 40, 41, 45, 46, 49, 50, 54, 55, 58, 59, 62, and 64 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: Claims 8, 18, 40 state the limitation "wherein a passive element to be placed on the passive element die pad comprises a chip resistor or a chip capacitor". This

Application/Control Number: 09/678,142

Art Unit: 2841

Page 7

limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claims 9, 19, 41 state the limitation "wherein patterns which are substantially identical with guide pins or guide holes into which the guide pins are inserted are formed in mutually-opposing side of the sheet-like board member". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claims 45, 46, 49 50. 54, 55, 58, 59 state the limitation "wherein a positioning mark is provided on the sheetlike board member". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claims 47, 51, 56, 60 state the limitation "wherein a guiding hole is formed with the sheet-like board member". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claims 62, 64 state the limitation "wherein the sheet-like board member is fixed by means of vacuum suction". Claims 6 16, and 38 state the limitation "wherein the conductive coating is disposed in the semiconductor element mount region to form a die pad". This limitation, in conjunction with the other claimed features, was neither found to be disclosed in nor suggested by the prior art.

Response to Arguments

Applicant's arguments with respect to claims 4, 5, 7, 10, 11-15, 17, 20-26, 32-37, 39, 42-44, 48, 52, 53, 57, 61, 63, and 65-75 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2841

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is 571-272-1932. The examiner can normally be reached on Monday - Friday, 9:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JCSN

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800